We describe a computational sprinting architecture in which many, independent chip multiprocessors share a power supply and sprints are constrained by the chips'...Songchun Fan, Seyed Majid Zahedi, Benjamin C. Lee From Communications of the ACM | February 2019
