A quantum error-correction architecture developed by researchers at the French startup Alice & Bob and France's National Institute for Research in Digital Science and Technology could reduce quantum computer hardware requirements.
The architecture uses low-density parity-check codes and cat qubits, which suppress bit-flip errors, and involves the implementation of a fault-tolerant set of parallelizable logical gates without additional hardware complexity.
From HPCwire
View Full Article
Abstracts Copyright © 2024 SmithBucklin, Washington, DC, USA
No entries found