The Research archive provides access to all Research articles published in past issues of Communications of the ACM.
We present a scalable and formal technique to verify locking time and stability for charge-pump phase-locked loops (PLLs).
Developing effective symbolic verification technology for mixed discrete-analog models has proved to be a challenging problem. The following paper by Althoff et al. reports a major milestone in this quest.